

FORM PTO-1390
(REV 10-2000)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER

CU-2649 RJS

TRANSMITTAL LETTER TO THE UNITED STATES
DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 U.S.C. 371

U.S. APPLICATION NO. (If known, see 37 CFR 1.5)

09/936775

INTERNATIONAL APPLICATION NO.
PCT/AU00/00219INTERNATIONAL FILING DATE
20 March 2000PRIORITY DATE CLAIMED
18 March 1999TITLE OF INVENTION
WAVEGUIDE STRUCTURE AND METHOD OF FORMING THE WAVEGUIDE STRUCTUREAPPLICANT(S) FOR DO/EO/US
Michael BAZYLENKO et al

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This is an express request to promptly begin national examination procedures (35 U.S.C. 371(f)).
4. ☒ The US has been elected by the expiration of 19 months from the priority date (PCT Article 31).
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
 - a. ☒ is attached hereto (required only if not communicated by the International Bureau).
 - b. ☐ has been communicated by the International Bureau.
 - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☐ An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).
7. ☒ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
 - a. ☐ are attached hereto (required only if not communicated by the International Bureau).
 - b. ☐ have been communicated by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☒ have not been made and will not be made.
8. ☐ An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ An English language translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

Items 11 to 16 below concern document(s) or information included:

11. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A **FIRST** preliminary amendment.
☐ A **SECOND** or **SUBSEQUENT** preliminary amendment.
14. ☒ A substitute specification.
15. ☐ A change of power of attorney and/or address letter.
16. ☐ Other items or information:

Express Mail Label No.:

L 698 182451

09/936775

PCI/A000/00219

17. ☒ The following fees are submitted:**BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)) :**

Neither international preliminary examination fee (37 CFR 1.482)
nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO
and International Search Report not prepared by the EPO or JPO \$1000.00

International preliminary examination fee (37 CFR 1.482) not paid to
USPTO but International Search Report prepared by the EPO or JPO \$860.00

International preliminary examination fee (37 CFR 1.482) not paid to USPTO but
international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$710.00

International preliminary examination fee paid to USPTO (37 CFR 1.482)
but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$690.00

International preliminary examination fee paid to USPTO (37 CFR 1.482)
and all claims satisfied provisions of PCT Article 33(1)-(4) \$100.00

ENTER APPROPRIATE BASIC FEE AMOUNT =**CALCULATIONS PTO USE ONLY**

\$ 1000.00

Surcharge of \$130.00 for furnishing the oath or declaration later than ☐ 20 ☐ 30
months from the earliest claimed priority date (37 CFR 1.492(e)).

\$

CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE
Total claims	25 - 20 =	5	X \$18.00
Independent claims	3 - 3 =	0	X \$80.00

\$ 90.00

MULTIPLE DEPENDENT CLAIM(S) (if applicable)

+ \$270.00

\$

TOTAL OF ABOVE CALCULATIONS =

\$ 1090.00

☐ Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above
are reduced by 1/2.

\$

SUBTOTAL =

\$ 1090.00

Processing fee of \$130.00 for furnishing the English translation later than ☐ 20 ☐ 30
months from the earliest claimed priority date (37 CFR 1.492(f)).

\$

TOTAL NATIONAL FEE =

\$

Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be
accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +

\$

TOTAL FEES ENCLOSED =

\$ 1090.00

Amount to be
refunded:

\$

charged:

\$

a. ☒ A check in the amount of \$ 1090.00 to cover the above fees is enclosed.

b. ☐ Please charge my Deposit Account No. _____ in the amount of \$ _____ to cover the above fees.
A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any
overpayment to Deposit Account No. 12-0400. A duplicate copy of this sheet is enclosed.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR
1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Ladas & Parry
224 South Michigan Avenue
Suite 1200
Chicago, Illinois 60604
(312) 427-1300

September 17, 2001

SIGNATURE:

Richard J. Streit

NAME

25765

REGISTRATION NUMBER

DOCKET: CU-2649

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

APPLICANT: Michael BAZYLENKO et al)
TITLE: WAVEGUIDE STRUCTURE AND METHOD OF FORMING)
THE WAVEGUIDE STRUCTURE)
COMPLETION OF PCT/AU00/00219 filed 20 March 2000)

The Commissioner for Patents (DO/EO/US)
Box PCT
Washington, D.C. 20231

PRELIMINARY AMENDMENT

Dear Sir:

Please amend the application being filed herewith under 35 USC 371.

IN THE CLAIMS:

Please cancel claims 1-25 from the PCT application as filed as well as claims 1-21 from the claims filed in response to the Written Opinion on 04 July 2001 and substitute the clean version of claims 1-25 as attached to the substitute specification. Enclosed is a marked copy of the claims, showing changes made therein.

REMARKS


The claims have been amended to place the same in better condition for examination under U.S. rules of practice.

A substitute specification is enclosed and is based on the following materials:

- Pages 1-9 as attached to the International Preliminary Examination Report
- Pages 10-12 of the amended claims as referenced above
- Page 13 of the abstract as filed in the PCT international application
- 2 sheets of drawings as filed in the PCT international application

Favorable consideration of this application is respectfully requested.

Respectfully submitted,

A large, stylized handwritten signature in black ink, appearing to read "Richard J. Streit". The signature is written over a horizontal line.

Attorney for Applicant

September 17, 2001

Date

Richard J. Streit, Reg. 25765
c/o Ladas & Parry
224 South Michigan Avenue
Chicago, Illinois 60604
(312) 427-1300

L 698 182451
JC16 Rec'd PCT/PTO SEP 17 2001

JC16 Rec'd PCT/PTO SEP 17 2001

[illegible]

We claim:

- 10 -

The claims defining the invention are

1. A method for forming a high optical confinement waveguide structure, the method comprising the step of:

- forming a silicon-based waveguide on a substrate by
5 depositing a waveguide layer of silicon containing material onto the substrate;

wherein the material is selected in a manner such that the refractive index of the waveguide is greater than the refractive index of the substrate.

- 10 2. A method as claimed in claim 1, further comprising the step of depositing a first layer of a first material on a wafer to form the substrate prior to depositing the waveguide layer.

3. A method as claimed in claim 2, wherein the
15 wafer comprises a silicon wafer.

4. A method as claimed in claims 2 ~~or 3~~, wherein the first layer is silica-based.

5. A method as claimed in ~~any one of the preceding~~ ^{claim 1} ~~claims~~, wherein the forming of the silicon-based waveguide
20 further comprises etching the deposited waveguide layer.

6. A method as claimed in claim 5, wherein the etching is performed in a manner such as to form a ridge structure in the deposited waveguide layer.

7. A method as claimed in ~~any one of the preceding~~ ^{claim 1} ~~claims~~, wherein the method further comprises the step of
25 depositing a second layer of a second material to form an etch-stop during the etching of the ridge structure.

8. A method as claimed in ~~any one of the preceding~~ ^{claim 1} ~~claims~~, wherein the method further comprises the step of
30 varying the refractive index in the deposited waveguide layer to form a refractive index profile in the waveguide.

9. A method as claimed in claim 8, wherein the step of varying the refractive index comprises exposing the

- 11 -

deposited waveguide layer to radiation to induce refractive index changes in the deposited waveguide layer.

✓ 10. A method as claimed in ~~any one of the preceding claims~~^{claim 1}, wherein the silicon containing material comprises
5 a dopant material.

✓ 11. A method as claimed in ~~any one of the preceding claims~~^{claim 1}, wherein the silicon containing material is selected in a manner such that the deposited waveguide layer comprises amorphous silicon.

10 12. A method as claimed in claim 11, wherein the silicon containing material is selected in a manner such that the deposited waveguide layer comprises amorphous silicon and oxidised silicon.

15 13. A method as claimed in ~~any one of the preceding claims~~^{claim 1}, wherein the method further comprises crystallising the deposited waveguide layer and forming the waveguide in the polycrystalline waveguide layer.

20 14. A method as claimed in claim 13, wherein the step of crystallising comprises utilising a dopant incorporated into the waveguide during the deposition of the waveguide layer in the silicon containing material to control a grain size in the crystallised waveguide.

✓ 15. A method as claimed in ~~any one of the preceding claims~~^{claim 1}, wherein the step of forming the waveguide
25 comprises plasma enhanced chemical vapour deposition (PECVD).

✓ 16. A method as claimed in ~~any one of the preceding claims~~^{claim 1}, wherein the step of forming the waveguide comprises forming a taper in an end portion of the
30 deposited waveguide for optical coupling to an optical fibre.

17. A method as claimed in claim 16, wherein the step of forming the taper comprises varying the refractive

- 12 -

index of the deposited waveguide layer in the end portion of the waveguide.

18. A method as claimed in claim 17, wherein the varying of the refractive index in the end portion
5 comprises controlled oxidation of the deposited waveguide layer.

19. A method as claimed in claim 18, wherein the controlled oxidation comprises a laser to heat the deposited waveguide layer.

10 20. A method as claimed in claim 19, wherein the laser comprises a CO₂ laser.

21. A method as claimed in ^{claim 1} ~~any one of the preceding~~
~~claims~~, wherein the method further comprises the step of
forming an optical signal processing element in and
15 integrated with the deposited waveguide layer.

22. A method as claimed in claim 22, wherein the processing element comprises a photodetector incorporating a dopant material in the silicon-based waveguide structure.

20 23. A method as claimed in claim 22, wherein the processing element is arranged to be controlled electrically to change its refractive index.

24. A method of coupling a silicon-based waveguide to an optical fibre, the method comprising the steps of:
25 - oxidizing the silicon-based waveguide in an end portion thereof, the end portion being, in use, located adjacent an end phase of the optical fibre for optical coupling;

wherein the oxidizing is controlled in a manner such
30 that a refractive index profile is created in the end portion, and wherein the refractive index is altered in a manner such that it substantially matches that of the optical fibre at an outer end of the end portion.

- 13 -

25. An optical device incorporating a silicon-based waveguide structure on a substrate formed on a substrate, the device comprising a processing element formed and integrated with the silicon-based waveguide structure.

2/pts

- 1 -

WAVEGUIDE STRUCTURE AND
METHOD OF FORMING THE WAVEGUIDE STRUCTURE

Field of the Invention

5 The present invention relates broadly to a high-optical-confinement waveguide structure and a method for forming the same.

Background of the Invention

10 High-confinement optical waveguides rely on a high refractive index contrast between the waveguide material and surrounding cladding material/optically isolating layers. This allows the design of very compact waveguide structures, which have found numerous applications
15 enabling dramatic reduction in device dimensions while maintaining the required optical functionality.

 Recently, silicon has been identified as a suitable material for the production of high confinement waveguide structures. Silicon has a high refractive index of the
20 order of 4 at 1.5 μm a wavelength of about 1.5 μm . High confinement optical waveguides based on silicon as the waveguide core material are presently manufactured utilising a technique known as "Separation by Implanted Oxygen" (SIMOX) to create Silicon on Insulator (SOI)
25 structures. In the SIMOX technique, oxygen is implanted into a silicon wafer. The wafer is then annealed to form a silicon layer above a layer of oxidised silicon formed from the implanted oxygen at a predetermined implantation depth.

30 However, this technique suffers from several disadvantages including the high cost related to the

complex fabrication of SIMOX substrates, and the limited range of variations in the parameters of the SIMOX substrates, such as the limited range of the waveguide material properties (bulk silicon) and the limited range of achievable thicknesses of the oxidised optical isolation layer created through oxygen implantation.

Summary of the Invention

The present invention provides a method for forming a high-optical-confinement waveguide structure, the method comprising:

- forming a silicon-based waveguide on a substrate by depositing a waveguide layer comprising amorphous silicon onto the substrate;

wherein the waveguide layer has a refractive index which is greater than a refractive index of the substrate.

Accordingly, thin film technology can be used to fabricate high optical confinement silicon-based waveguide structures, which can increase the range of properties of the silicon-based waveguide of the waveguide structure.

The method may further comprise a step of depositing a first layer of a first material on a wafer so as to form the substrate prior to depositing the waveguide layer. The wafer may comprise a silicon wafer. The first layer may be silica-based.

The step of forming the silicon-based waveguide may further comprise etching the deposited waveguide layer. The etching may be performed in a manner which forms a ridge structure in the deposited waveguide layer. The method may further comprise a step of depositing a second layer of a second material so as to form an etch-stop, whereby to enable the formation of the ridge structure. Accordingly, the height of the ridge structure can be more

- 3 -

accurately controlled compared to relying on uniformity of the etching process.

The method may further comprise a step of creating a refractive index variation in the deposited waveguide layer so as to form a non-constant refractive index profile in the waveguide layer. The step of creating the refractive index variation may comprise exposing the deposited waveguide layer to radiation so as to induce refractive index changes in the deposited waveguide layer.

The waveguide layer may further comprise a dopant material.

The deposited waveguide layer may further comprise at least partially-oxidised silicon.

The method may further comprise crystallising the deposited waveguide layer and forming the waveguide in the polycrystalline waveguide layer. The step of crystallising may comprise utilising a dopant incorporated into the waveguide during the deposition of the waveguide layer in the first material to control a grain size in the crystallised waveguide.

The waveguide may be deposited by plasma enhanced chemical vapour deposition (PECVD).

The step of forming the waveguide may further comprise forming a taper in an end portion of the deposited waveguide layer for facilitating optical coupling to an optical fibre. The step of forming the waveguide further comprises creating a variation of refractive index of the deposited waveguide layer in the end portion of the waveguide. The step of creating the variation of the refractive index in the end portion may comprise carrying out controlled oxidation of the end portion. The controlled oxidation may comprise using a

- 4 -

laser to heat the deposited waveguide layer. The laser may comprise a CO₂ laser.

5 The method may further comprise a step of forming a processing element in and integrated with the deposited waveguide layer.

10 The present invention may alternatively be defined as an optical device incorporating a silicon-based waveguide structure formed on a substrate, the device comprising a processing element formed and integrated with the silicon-based waveguide structure, wherein the silicon-based waveguide structure incorporates an amorphous-silicon-based waveguide layer.

15 The processing element may comprise a photodetector incorporating a dopant material in the silicon-based waveguide structure.

20 The present invention may alternatively be defined as providing a method of coupling a silicon-based waveguide to an optical fibre, the method comprising: - oxidising the silicon-based waveguide in an end portion thereof so as to alter a refractive index of the end portion; wherein the end portion is arranged to facilitate optical coupling of the waveguide to an end of an optical fibre, the oxidation being controlled so as to create a refractive index profile in which the refractive index at an outer end of the end portion matches that of the optical fibre.

25 Embodiments of the invention will now be described, by way of example only, with reference to the accompanying drawings, in which:

30 Brief Description of the Drawings

Figure 1a to e are schematic drawings illustrating a method of forming a waveguide structure embodying the present invention.

- 5 -

Figure 2 is a schematic drawing illustrating a method of coupling a waveguide structure to an optical fibre embodying the present invention.

5 Detailed Description of the Preferred Embodiment

 In Figure 1a, a silicon wafer 10 is the starting substrate for subsequent thin film deposition of the various layers of the high optical confinement waveguide structure as described below.

10 Turning to Figure 1b, as a first step a silica buffer layer 12 is deposited on the silicon wafer 10 using Plasma Enhanced Chemical Vapour Deposition (PECVD) using a suitably oxidised silane precursor. The silica buffer layer 12 typically comprises a silicon dioxide, resulting
15 in a refractive index of 1.46 (at 1.5 micro meter wavelength) of the buffer layer 12.

 Next, as shown in Figure 1c, a waveguide layer 14 of amorphous silicon is deposited using again PECVD from a silane precursor.

20 It is noted that the refractive index of the resultant waveguide layer 14 can be adjusted from that of pure amorphous silicon (3.6 to 3.8 at a wavelength of 1.5 μm) to that of silicon dioxide (1.46 at wavelength of 1.5 μm) by controlled oxidation of the silane during the PECVD
25 process. This allows a great range of material properties of the waveguide layer 14, which in turn gives design flexibility for devices incorporating the high confinement optical waveguide.

 In the next processing step, photolithography and
30 reactive ion etching are used to produce a ridge 16 in the amorphous silicon layer which defines the high confinement

- 6 -

optical waveguide. The height of the ridge 16 determines the degree of optical confinement, wherein the higher the ridge 16 is, the higher the optical confinement (see Figure 1d).

5 Finally, as illustrated in Figure 1e, a further silica layer 18 is deposited to form an outer cladding of the waveguide structure.

 It will be appreciated by a person skilled in the art that the above described method allows control over
10 various properties of the resultant high optical confinement waveguide structure.

 Those include the control over the refractive index of the silicon-waveguide layer 14 as mentioned before, and the semiconductor properties of the silicon layer 14 (e.g.
15 carrier lifetime which may be adjusted through suitable dopants). Furthermore, the thickness/height of the ridge 16 can be conveniently controlled, as well as the thickness and composition of the buffer layers 12 and 18.

 The refractive index of the silicon layer 14 may
20 further be altered through solid phase crystallisation of the deposited amorphous silicon layer 14 by high temperature processing, such as rapid thermal annealing (RTA) or laser heating. It is noted here that the formation of grains caused by the crystallisation can
25 cause an access scattering loss of the resultant waveguide. However, the grain size can be controlled independently by an appropriate doping of the silicon layer so that the high temperatures required to achieve the necessary re-crystallisation to eg. control the
30 semiconductor properties of the silicon layer 12 do not lead to an excessive grain growth. In one embodiment,

small amounts of oxygen can be incorporated during the deposition of the silicon layer 14, which can significantly restrain the grain growth even at temperatures in excess of 800°C.

5 The above described method can for example be utilised to construct silicon-based thermo-optical switches (TOS) and switching matrices. Despite the high thermo-optic coefficient of silicon it has so far been difficult to realise TOS, as in the SIMOX process little
10 thermal isolation of the silicon waveguide from the highly thermally conductive silicon substrate could be achieved. This is a result of the small thickness of the barrier oxide layer formed from the implanted oxygen dictated by the SIMOX process.

15 In the embodiment of the present invention described above, the thickness of the silica buffer layer 12 can be varied conveniently in a sufficient thickness range as it utilises thin film technology rather than relying on implantation of oxygen into a substrate. Therefore, heat
20 losses into the silicon substrate in TOS and switching matrices can be minimised, which in turn reduces the thermo-optical switching power required.

 It will be appreciated by a person skilled in the art that the above described method can be utilised in the
25 construction of other device structures, including for example devices which incorporate a processing element which is arranged to be controlled electrically to change its refractive index. Such processing elements can be useful in for example electro-optic modulator devices or
30 phase shifter devices.

- 8 -

An advantage of another embodiment of the present invention will be described.

In silicon-based opto-electronics it is often required to couple light to and from an optical fibre. Typically, the coupling losses are high due to an optical mode mismatch between silica (fibre) and silicon systems. One solution to this problem is to provide adiabatic tapering to the input/output silicon waveguides in order to expand their optical mode towards the optical mode of the fibres. However, this requires relatively large tapering distances to avoid radiation losses which partially negates the advantages of the compactness of the optical circuits as such.

Turning now to Figure 2, in an embodiment of the present invention a silicon waveguide 30 comprises a tapered end portion 32 for mode matching to an optical fibre 34 resting in a groove (not shown) of a carrier substrate 36. In this embodiment, controlled oxidation of the deposited amorphous silicon waveguide 30 is utilised to reduce the length of the required tapering 32. A laser beam 38 is scanned locally in the tapered end portion 32 of the amorphous silicon waveguide 30 to oxidise the amorphous silicon in that region, thereby reducing its refractive index in that region towards that of silica. This allows for a reduction in the length of the required tapering 32. In this embodiment, a CO₂ laser is used, but it will be appreciated that other lasers could be used to locally oxidise the amorphous silicon.

A refractive index profile in the tapered region 32 can be achieved by controlling the degree of oxidation, which will depend on the laser pulse frequency and exposure duration.

In another embodiment of the present invention, deposition of germanium-doped silicon waveguide layers can introduce infrared absorption which in turn will allow incorporating a signal receive function in the waveguide.

5 Accordingly, embodiments of the present invention can provide integrated active and passive circuit components.

It will be appreciated by a person skilled in the art that numerous variations and/or modifications may be made to the present invention as shown in the specific

10 embodiments without departing from the spirit or scope of the invention as broadly described. The present embodiments are, therefore, to be considered in all respects to be illustrative and not restrictive.

In the claims that follow and in the summary of the

15 invention, except where the context requires otherwise due to express language or necessary implication, the word "comprising" is used in the sense of "including", i.e. the features specified may be associated with further features in various embodiments of the invention.

We Claim:

1. A method for forming a high optical confinement waveguide structure, the method comprising the step of:

- forming a silicon-based waveguide on a substrate by depositing a waveguide layer of silicon containing material onto the substrate;

wherein the material is selected in a manner such that the refractive index of the waveguide is greater than the refractive index of the substrate.

2. A method as claimed in claim 1, further comprising the step of depositing a first layer of a first material on a wafer to form the substrate prior to depositing the waveguide layer.

3. A method as claimed in claim 2, wherein the wafer comprises a silicon wafer.

4. A method as claimed in claim 2, wherein the first layer is silica-based.

5. A method as claimed in claim 1, wherein the forming of the silicon-based waveguide further comprises etching the deposited waveguide layer.

6. A method as claimed in claim 5, wherein the etching is performed in a manner such as to form a ridge structure in the deposited waveguide layer.

7. A method as claimed in claim 1, wherein the method further comprises the step of depositing a second layer of a second material to form an etch-stop during the etching of the ridge structure.

8. A method as claimed in claim 1, wherein the method further comprises the step of varying the refractive index in the deposited waveguide layer to form a refractive index profile in the waveguide.

9. A method as claimed in claim 8, wherein the step of varying the refractive index comprises exposing the deposited waveguide layer to radiation to induce refractive index changes in the deposited waveguide layer.

10. A method as claimed in claim 1, wherein the silicon containing material comprises a dopant material.

11. A method as claimed in claim 1, wherein the silicon containing material is selected in a manner such that the deposited waveguide layer comprises amorphous silicon.

12. A method as claimed in claim 11, wherein the silicon containing material is selected in a manner such that the deposited waveguide layer comprises amorphous silicon and oxidized silicon.

13. A method as claimed in claim 1, wherein the method further comprises crystallising the deposited waveguide layer and forming the waveguide in the polycrystalline waveguide layer.

14. A method as claimed in claim 13, wherein the step of crystallising comprises utilising a dopant incorporated into the waveguide during the deposition of the waveguide layer in the silicon containing material to control a grain size in the crystallised waveguide.

15. A method as claimed in claim 1, wherein the step of forming the waveguide comprises plasma enhanced chemical vapour deposition (PECVD).

16. A method as claimed in claim 1, wherein the step of forming the waveguide comprises forming a taper in an end portion of the deposited waveguide for optical coupling to an optical fibre.

17. A method as claimed in claim 16, wherein the step of forming the taper comprises varying the refractive index of the deposited waveguide layer in the end portion of the waveguide.

18. A method as claimed in claim 17, wherein the varying of the refractive index in the end portion comprises controlled oxidation of the deposited waveguide layer.

19. A method as claimed in claim 18, wherein the controlled oxidation comprises a laser to heat the deposited waveguide layer.

20. A method as claimed in claim 19, wherein the laser comprises a CO₂ laser.

21. A method as claimed in claim 1, wherein the method further comprises the step of forming an optical signal processing element in and integrated with the deposited waveguide layer.

22. A method as claimed in claim 22, wherein the processing element comprises a photodetector incorporating a dopant material in the silicon-based waveguide structure.

23. A method as claimed in claim 22, wherein the processing element is arranged to be controlled electrically to change its refractive index.

24. A method of coupling a silicon-based waveguide to an optical fibre, the method comprising the steps of:

- oxidizing the silicon-based waveguide in an end portion thereof, the end portion being, in use, located adjacent an end phase of the optical fibre for optical coupling; wherein the oxidizing is controlled in a manner such that a refractive index profile is created in the end portion, and wherein the refractive index is altered in a manner such that it substantially matches that of the optical fibre at an outer end of the end portion.

25. An optical device incorporating a silicon-based waveguide structure on a substrate formed on a substrate, the device comprising a processing element formed and integrated with the silicon-based waveguide structure.




Figure 1




Figure 2

**WAVEGUIDE STRUCTURE AND
METHOD OF FORMING THE WAVEGUIDE STRUCTURE**

Field of the Invention

5 The present invention relates broadly to a high-optical-confinement waveguide structure and a method for forming the same.

Background of the Invention

10 High-confinement optical waveguides rely on a high refractive index contrast between the waveguide material and surrounding cladding material/optically isolating layers. This allows the design of very compact waveguide structures, which have found numerous applications
15 enabling dramatic reduction in device dimensions while maintaining the required optical functionality.

 Recently, silicon has been identified as a suitable material for the production of high confinement waveguide structures. Silicon has a high refractive index of the
20 order of 4 at 1.5 μm wavelength of about 1.5 μm . High confinement optical waveguides based on silicon as the waveguide core material are presently manufactured utilising a technique known as "Separation by Implanted Oxygen" (SIMOX) to create Silicon on Insulator (SOI)
25 structures. In the SIMOX technique, oxygen is implanted into a silicon wafer. The wafer is then annealed to form a silicon layer above a layer of oxidised silicon formed from the implanted oxygen at a predetermined implantation depth.

30 However, this technique suffers from several disadvantages including the high cost related to the

complex fabrication of SIMOX substrates, and the limited range of variations in the parameters of the SIMOX substrates, such as the limited range of the waveguide material properties (bulk silicon) and the limited range of achievable thicknesses of the oxidised optical isolation layer created through oxygen implantation.

Summary of the Invention

The present invention provides a method for forming a high-optical-confinement waveguide structure, the method comprising:

- forming a silicon-based waveguide on a substrate by depositing a waveguide layer comprising amorphous silicon onto the substrate;

wherein the waveguide layer has a refractive index which is greater than a refractive index of the substrate.

Accordingly, thin film technology can be used to fabricate high optical confinement silicon-based waveguide structures, which can increase the range of properties of the silicon-based waveguide of the waveguide structure.

The method may further comprise a step of depositing a first layer of a first material on a wafer so as to form the substrate prior to depositing the waveguide layer. The wafer may comprise a silicon wafer. The first layer may be silica-based.

The step of forming the silicon-based waveguide may further comprise etching the deposited waveguide layer. The etching may be performed in a manner which forms a ridge structure in the deposited waveguide layer. The method may further comprise a step of depositing a second layer of a second material so as to form an etch-stop, whereby to enable the formation of the ridge structure. Accordingly, the height of the ridge structure can be more

accurately controlled compared to relying on uniformity of the etching process.

The method may further comprise a step of creating a refractive index variation in the deposited waveguide layer so as to form a non-constant refractive index profile in the waveguide layer. The step of creating the refractive index variation may comprise exposing the deposited waveguide layer to radiation so as to induce refractive index changes in the deposited waveguide layer.

The waveguide layer may further comprise a dopant material.

The deposited waveguide layer may further comprise at least partially-oxidised silicon.

The method may further comprise crystallising the deposited waveguide layer and forming the waveguide in the polycrystalline waveguide layer. The step of crystallising may comprise utilising a dopant incorporated into the waveguide during the deposition of the waveguide layer in the first material to control a grain size in the crystallised waveguide.

The waveguide may be deposited by plasma enhanced chemical vapour deposition (PECVD).

The step of forming the waveguide may further comprise forming a taper in an end portion of the deposited waveguide layer for facilitating optical coupling to an optical fibre. The step of forming the waveguide further comprises creating a variation of refractive index of the deposited waveguide layer in the end portion of the waveguide. The step of creating the variation of the refractive index in the end portion may comprise carrying out controlled oxidation of the end portion. The controlled oxidation may comprise using a

laser to heat the deposited waveguide layer. The laser may comprise a CO₂ laser.

The method may further comprise a step of forming a processing element in and integrated with the deposited
5 waveguide layer.

The present invention may alternatively be defined as an optical device incorporating a silicon-based waveguide structure formed on a substrate, the device comprising a processing element formed and integrated with the silicon-
10 based waveguide structure, wherein the silicon-based waveguide structure incorporates an amorphous-silicon-based waveguide layer.

The processing element may comprise a photodetector incorporating a dopant material in the silicon-based
15 waveguide structure.

The present invention may alternatively be defined as providing a method of coupling a silicon-based waveguide to an optical fibre, the method comprising: - oxidising the silicon-based waveguide in an end portion thereof so
20 as to alter a refractive index of the end portion; wherein the end portion is arranged to facilitate optical coupling of the waveguide to an end of an optical fibre, the oxidation being controlled so as to create a refractive index profile in which the refractive index at an outer
25 end of the end portion matches that of the optical fibre.

Embodiments of the invention will now be described, by way of example only, with reference to the accompanying drawings, in which:

30 Brief Description of the Drawings

Figure 1a to e are schematic drawings illustrating a method of forming a waveguide structure embodying the present invention.

Figure 2 is a schematic drawing illustrating a method of coupling a waveguide structure to an optical fibre embodying the present invention.

5 Detailed Description of the Preferred Embodiment

 In Figure 1a, a silicon wafer 10 is the starting substrate for subsequent thin film deposition of the various layers of the high optical confinement waveguide structure as described below.

10 Turning to Figure 1b, as a first step a silica buffer layer 12 is deposited on the silicon wafer 10 using Plasma Enhanced Chemical Vapour Deposition (PECVD) using a suitably oxidised silane precursor. The silica buffer layer 12 typically comprises a silicon dioxide, resulting
15 in a refractive index of 1.46 (at 1.5 micro meter wavelength) of the buffer layer 12.

 Next, as shown in Figure 1c, a waveguide layer 14 of amorphous silicon is deposited using again PECVD from a silane precursor.

20 It is noted that the refractive index of the resultant waveguide layer 14 can be adjusted from that of pure amorphous silicon (3.6 to 3.8 at a wavelength of 1.5 μm) to that of silicon dioxide (1.46 at wavelength of 1.5 μm) by controlled oxidation of the silane during the PECVD
25 process. This allows a great range of material properties of the waveguide layer 14, which in turn gives design flexibility for devices incorporating the high confinement optical waveguide.

 In the next processing step, photolithography and
30 reactive ion etching are used to produce a ridge 16 in the amorphous silicon layer which defines the high confinement

optical waveguide. The height of the ridge 16 determines the degree of optical confinement, wherein the higher the ridge 16 is, the higher the optical confinement (see Figure 1d).

5 Finally, as illustrated in Figure 1e, a further silica layer 18 is deposited to form an outer cladding of the waveguide structure.

 It will be appreciated by a person skilled in the art that the above described method allows control over
10 various properties of the resultant high optical confinement waveguide structure.

 Those include the control over the refractive index of the silicon-waveguide layer 14 as mentioned before, and the semiconductor properties of the silicon layer 14 (e.g.
15 carrier lifetime which may be adjusted through suitable dopants). Furthermore, the thickness/height of the ridge 16 can be conveniently controlled, as well as the thickness and composition of the buffer layers 12 and 18.

 The refractive index of the silicon layer 14 may
20 further be altered through solid phase crystallisation of the deposited amorphous silicon layer 14 by high temperature processing, such as rapid thermal annealing (RTA) or laser heating. It is noted here that the formation of grains caused by the crystallisation can
25 cause an access scattering loss of the resultant waveguide. However, the grain size can be controlled independently by an appropriate doping of the silicon layer so that the high temperatures required to achieve the necessary re-crystallisation to eg. control the
30 semiconductor properties of the silicon layer 12 do not lead to an excessive grain growth. In one embodiment,

small amounts of oxygen can be incorporated during the deposition of the silicon layer 14, which can significantly restrain the grain growth even at temperatures in excess of 800°C.

5 The above described method can for example be
utilised to construct silicon-based thermo-optical
switches (TOS) and switching matrices. Despite the high
thermo-optic coefficient of silicon it has so far been
difficult to realise TOS, as in the SIMOX process little
10 thermal isolation of the silicon waveguide from the highly
thermally conductive silicon substrate could be achieved.
This is a result of the small thickness of the barrier
oxide layer formed from the implanted oxygen dictated by
the SIMOX process.

15 In the embodiment of the present invention described
above, the thickness of the silica buffer layer 12 can be
varied conveniently in a sufficient thickness range as it
utilises thin film technology rather than relying on
implantation of oxygen into a substrate. Therefore, heat
20 losses into the silicon substrate in TOS and switching
matrices can be minimised, which in turn reduces the
thermo-optical switching power required.

 It will be appreciated by a person skilled in the art
that the above described method can be utilised in the
25 construction of other device structures, including for
example devices which incorporate a processing element
which is arranged to be controlled electrically to change
its refractive index. Such processing elements can be
useful in for example electro-optic modulator devices or
30 phase shifter devices.

An advantage of another embodiment of the present invention will be described.

In silicon-based opto-electronics it is often required to couple light to and from an optical fibre. Typically, the coupling losses are high due to an optical mode mismatch between silica (fibre) and silicon systems. One solution to this problem is to provide adiabatic tapering to the input/output silicon waveguides in order to expand their optical mode towards the optical mode of the fibres. However, this requires relatively large tapering distances to avoid radiation losses which partially negates the advantages of the compactness of the optical circuits as such.

Turning now to Figure 2, in an embodiment of the present invention a silicon waveguide 30 comprises a tapered end portion 32 for mode matching to an optical fibre 34 resting in a groove (not shown) of a carrier substrate 36. In this embodiment, controlled oxidation of the deposited amorphous silicon waveguide 30 is utilised to reduce the length of the required tapering 32. A laser beam 38 is scanned locally in the tapered end portion 32 of the amorphous silicon waveguide 30 to oxidise the amorphous silicon in that region, thereby reducing its refractive index in that region towards that of silica. This allows for a reduction in the length of the required tapering 32. In this embodiment, a CO₂ laser is used, but it will be appreciated that other lasers could be used to locally oxidise the amorphous silicon.

A refractive index profile in the tapered region 32 can be achieved by controlling the degree of oxidation, which will depend on the laser pulse frequency and exposure duration.

In another embodiment of the present invention, deposition of germanium-doped silicon waveguide layers can introduce infrared absorption which in turn will allow incorporating a signal receive function in the waveguide.

5 Accordingly, embodiments of the present invention can provide integrated active and passive circuit components.

It will be appreciated by a person skilled in the art that numerous variations and/or modifications may be made to the present invention as shown in the specific
10 embodiments without departing from the spirit or scope of the invention as broadly described. The present embodiments are, therefore, to be considered in all respects to be illustrative and not restrictive.

In the claims that follow and in the summary of the
15 invention, except where the context requires otherwise due to express language or necessary implication, the word "comprising" is used in the sense of "including", i.e. the features specified may be associated with further features in various embodiments of the invention.

THE CLAIMS

1. A method for forming a high-optical-confinement waveguide structure, the method comprising:

5 - forming a silicon-based waveguide on a substrate by depositing a waveguide layer comprising amorphous silicon onto the substrate;

wherein the waveguide layer has a refractive index which is greater than a refractive index of the substrate.

10 2. A method as claimed in claim 1, further comprising a step of depositing a first layer of a first material on a wafer so as to form the substrate prior to depositing the waveguide layer.

15 3. A method as claimed in claim 2, wherein the wafer comprises a silicon wafer.

4. A method as claimed in either claim 2 or 3, wherein the first layer is silica-based.

20 5. A method as claimed in any one of the preceding claims, wherein the step of forming the silicon-based waveguide further comprises etching the deposited waveguide layer.

25 6. A method as claimed in claim 5, wherein the etching is performed in a manner which forms a ridge structure in the deposited waveguide layer.

30 7. A method as claimed in any one of the preceding claims, wherein the method further comprises a step of

creating a refractive index variation in the deposited waveguide layer so as to form a non-constant refractive index profile in the waveguide layer.

5 8. A method as claimed in claim 7, wherein the step of creating the refractive index variation comprises exposing the deposited waveguide layer to radiation so as to induce refractive index changes in the deposited waveguide layer.

10

 9. A method as claimed in any one of the preceding claims, wherein the waveguide layer further comprises a dopant material.

15

 10. A method as claimed in any one of the preceding claims, wherein the deposited waveguide layer further comprises at least partially-oxidised silicon.

20

 11. A method as claimed in any one of the preceding claims, wherein waveguide layer is deposited by plasma-enhanced chemical vapour deposition (PECVD).

25

 12. A method as claimed in any one of the preceding claims, wherein the step of forming the waveguide further comprises forming a taper in an end portion of the deposited waveguide layer for facilitating optical coupling to an optical fibre.

30

 13. A method as claimed in claim 12, wherein the step of forming waveguide further comprises creating a variation of refractive index of the deposited waveguide layer in the end portion of the waveguide.

14. A method as claimed in claim 13, wherein the
step of creating the variation of refractive index in the
end portion comprises carrying out controlled oxidation of
5 the end portion.

15. A method as claimed in claim 14, wherein the
controlled oxidation comprises using a laser to heat the
deposited waveguide layer.

16. A method as claimed in claim 15, wherein the
laser comprises a CO₂ laser.

17. A method as claimed in any one of the preceding
15 claims, wherein the method further comprises a step of
forming an optical signal processing element in and
integrated with the deposited waveguide layer.

18. A method as claimed in claim 17, wherein the
20 processing element comprises a photodetector incorporating
a dopant material in the silicon-based waveguide
structure.

19. A method as claimed in claim 18, wherein the
25 processing element is arranged to be controlled
electrically to change its refractive index.

20. A method of coupling a silicon-based waveguide
to an optical fibre, the method comprising:

30 - oxidising the silicon-based waveguide in an end
portion thereof so as to alter a refractive index of the
end portion; wherein the end portion is arranged to
facilitate optical coupling of the waveguide to an end of

an optical fibre, the oxidation being controlled so as to create a refractive index profile in which the refractive index at an outer end of the end portion matches that of the optical fibre.

5

21. An optical device incorporating a silicon-based waveguide structure formed on a substrate, the device comprising a processing element formed and integrated with the silicon-based waveguide structure, wherein the
10 silicon-based waveguide structure incorporates an amorphous-silicon-based waveguide layer.

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211

1 / 2




Figure 1




Figure 2

CRC 37-03

Docket: CU-2649

PATENT

COMBINED DECLARATION AND POWER OF ATTORNEY

(ORIGINAL, DESIGN, NATIONAL STAGE OF PCT, SUPPLEMENTAL, DIVISIONAL,
CONTINUATION OR CIP)

As a below named inventor, I hereby declare that:

TYPE OF DECLARATION

This declaration is of the following type: (check one applicable item below)

- ☐ original
☐ design
☐ supplemental

Note: If the Declaration is for an International Application being filed as a divisional, continuation or continuation-in-part application, do not check next item; check appropriate one of last three items.

- ☒ national stage of PCT

Note: If one of the following 3 items apply, then complete and also attach ADDED PAGES FOR DIVISIONAL, CONTINUATION OR CIP.

- ☐ divisional
☐ continuation
☐ continuation-in-part (CIP)

INVENTORSHIP IDENTIFICATION

WARNING: *If the inventors are each not the inventors of all the claims, an explanation of the facts, including the ownership of all the claims at the time the last claimed invention was made, should be submitted.*

My residence, post office address and citizenship are as stated below, next to my name. I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter that is claimed, and for which a patent is sought on the invention entitled:

TITLE OF INVENTIONWAVEGUIDE STRUCTURE AND METHOD OF FORMING THEWAVEGUIDE STRUCTURE

SPECIFICATION IDENTIFICATION

the specification of which: *(complete (a), (b) or (c))*

☐ (a) is attached hereto.

☐ (b) was filed on _____ as ☐ Serial No. _____ or
☐ Express Mail No. *(as Serial No. not yet known)* _____
 and was amended on _____ *(if applicable)*.

Note: Amendments filed after the original papers are deposited with the PTO that contain new matter are not accorded a filing date by being referred to in the Declaration. Accordingly, the amendments involved are those filed with the application papers or, in the case of a supplemental Declaration, are those amendments claiming matter not encompassed in the original statement of invention or claims. See 37 CFR 1.67.

☒ (c) was described and claimed in PCT International Application No. PCT/AU00/00219 filed on 20 March 2000 and as amended under PCT Article 34 on 04 July 2001.

ACKNOWLEDGEMENT OF REVIEW OF PAPERS AND DUTY OF CANDOR

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information, which is material to patentability as defined in 37, Code of Federal Regulations, § 1.56,

(also check the following items, if desired)

- ☐ and which is material to the examination of this application, namely, information where there is a substantial likelihood that a reasonable Examiner would consider it important in deciding whether to allow the application to issue as patent, and
- ☐ in compliance with this duty, there is attached an information disclosure statement, in accordance with 37 CFR 1.98.

PRIORITY CLAIM (35 U.S.C. § 119(a)-(d))

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed.

(complete (d) or (e))

☐ (d) no such applications have been filed.☒ (e) such applications have been filed as follows.

Note: Where item (c) is entered above and the international application which designated the U.S. itself claimed priority check item (e), enter the details below and make the priority claim.

**PRIOR FOREIGN/PCT APPLICATION(S) FILED WITHIN 12 MONTHS
(6 MONTHS FOR DESIGN) PRIOR TO THIS APPLICATION
AND ANY PRIORITY CLAIMS UNDER 35 U.S.C. § 119(a)-(d)**

COUNTRY (OR INDICATE IF PCT	APPLICATION NUMBER	DATE OF FILING (day/month/year)	PRIORITY CLAIMED UNDER 35 USC 119
Australia	PP 9307	18 March 1999	<input checked="" type="checkbox"/> YES NO <input type="checkbox"/>
			<input type="checkbox"/> YES NO <input type="checkbox"/>

**CLAIM FOR BENEFIT OF PRIOR U.S. PROVISIONAL APPLICATION(S)
(35 U.S.C. § 119(e))**

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

PROVISIONAL APPLICATION NUMBER	FILING DATE

**ALL FOREIGN APPLICATION(S), IF ANY, FILED MORE THAN 12 MONTHS
(6 MONTHS FOR DESIGN) PRIOR TO THIS U.S. APPLICATION**

Note: If the application filed more than 12 months from the filing date of this application is a PCT filing forming the basis for this application entering the United States as (1) the national stage or (2) a continuation, divisional, or continuation-in-part, then also complete ADDED PAGES TO COMBINED DECLARATION AND POWER OF ATTORNEY FOR DIVISIONAL, CONTINUATION OR CIP APPLICATION for benefit of the prior U.S. or PCT application(s) under 35 U.S.C. § 120.

POWER OF ATTORNEY

I hereby appoint the following practitioner(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (*list name and registration number*).

12 Thomas F. Peterson, 24790; Richard J. Streit, 25765; Donald P. Reynolds, 26220; W. Dennis Drehkoff, 27193; Vangelis Economou, 32341; Brian W. Hameder, 45613; Valerie Neymeyer-Tynkov, Reg. 46956; Paul B. West, 18947; Joseph H. Handelman, 26179; Peter D. Galloway 27885; John Richards, 31503; Iain C. Baillie, 24090; Richard P. Berg, 28145

☐ Attached, as part of this declaration and power of attorney, is the authorization of the above-named practitioner(s) to accept and follow instructions from my representative(s).

SEND CORRESPONDENCE TO:

Richard J. Streit
c/o Ladas & Parry
224 South Michigan Avenue
Suite 1200
Chicago, Illinois 60604

DIRECT TELEPHONE CALLS TO:

(Name and telephone number)

(312) 427-1300

DECLARATION

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

SIGNATURE(S)

Note: Carefully indicate the family (or last) name, as it should appear on the filing receipt and all other documents.

Full name of first joint inventor


Michael

(Given Name)

(Middle Initial or Name)

BAZYLENKO

(Family (or Last) Name)

Inventor's signature 

Date 22 October 2001 **Country of Citizenship** Australia

Residence Forestville NSW, Australia AUX

Post Office Address 15A Deakin Street, Forestville NSW 2087, Australia

Full name of second joint inventor

Mark

(Given Name)

G

(Middle Initial or Name)

SCEATS

(Family (or Last) Name)

Inventor's signature [Signature]Date 5 November 2001

Country of Citizenship

Australia

Residence

Eveleigh NSW, Australia

Post Office Address

Australian Photonics Pty Ltd, 101 National Innovation Centre,Australian Technology Park, Eveleigh, NSW 1403, Australia